



Article

Mixture encoder and virtual RAM-based polar decoder architecture for high-speed 5G communication systems

TR. Parthasarathy*, N.R. Krishnamoorthy

Department of Electronics and Communication Engineering, Sathyabama Institute of Science and Technology, Chennai, India

ARTICLE INFO

Article history:

Received 24 November 2025

Received in revised form

27 February 2026

Accepted 07 April 2026

Keywords:

5G communication system, BIST module,

Digital signal processing, FPGA synthesis,

Virtual RAM technology

*Corresponding author

Email address:

trps1976@gmail.com

DOI: 10.55670/fpll.futech.5.3.1

ABSTRACT

This research presents an optimized architecture for Fifth Generation (5G) communication systems that includes a Mixture Encoder to support multiple combinations of Digital Signal Processing (DSP) operations required for 5G baseband processing. This allows flexible encoding with lower computational overhead, in contrast to traditional polar encoders that rely on fixed arithmetic structures and sizable lookup tables. The lookup table complexity is greatly reduced, resulting in lower memory consumption and faster access, and it also maps ranges to compact intervals. A Built-In Self-Test (BIST) module is integrated before the Mixture Encoder to ensure dependable data feeding and fault tolerance. Furthermore, a virtual channel method developed with Virtual RAM technology eliminates explicit channel processing by allowing direct memory access, bypassing redundant channel operations, and allowing conditional decoding termination before execution. This virtualized method enables early-stage error correction while increasing processing speed, reducing switching activity, and optimizing memory usage. At the receiver, a Successive Cancellation (SC) polar decoder is used to achieve low-latency, energy-efficient decoding. Removing unnecessary operations and enabling sequential recursive decoding reduces arithmetic complexity. According to the FPGA synthesis results, the combination of a mixture encoder, virtual memory access, and SC decoding results in lower power consumption, nanosecond-scale delay, improved decoding precision, and scalable hardware utilization, making the proposed architecture ideal for DSP-intensive communication systems and 5G networks.

1. Introduction

Due to the rapid progress of science and technology, the world around us has become much more compact. Over the last few decades, remarkable transformations have occurred in the telecommunications sector, primarily driven by technological advances [1]. A great number of mobile and wireless communication technologies have been effectively implemented with features such as Worldwide Interoperability for Microwave Access (WiMAX-IEEE 802.16 wireless and mobile networks), Wireless Fidelity (Wi-Fi-IEEE 802.11 wireless networks), LTE (Long Term Evolution), 3G mobile systems like Universal Mobile Telecommunications System (UMTS) and Code Division Multiple Access 2000 (CDMA2000), and 4G networks. Alongside that, supplementary networks such as personal area networks (e.g., Bluetooth and ZigBee) and sensor networks have

equally appeared [2,3]. Nowadays, mobile terminals have several interfaces, among which is the traditional circuit-switched GSM technology, based on an old concept and commonly known as nearing the end of its lifetime [4]. These communication technologies, especially the various cellular generations, differ primarily in the way radio access techniques are implemented, the data rates achievable, the bandwidth, and the switching mechanisms [5]. These differences have been demonstrated across 1G, 2G, 2.5G, and 3G. Following this trend, the spotlight has turned to the most state-of-the-art cellular communication system, i.e. 5G [6]. Table 1 briefly outlines the development of wireless and cellular systems with reference to the key aspects such as radio access, data rates, bandwidth, switching schemes, and their key features/services.

Table 1. Review of generation systems

Generation	Time Period	Radio Access/ Multiple Access	Data Rate	Bandwidth/ Frequency Band	Switching Scheme	Key Features/ Services
1G	Early 1980s	FDMA with analog FM	Voice only	30 kHz channel, 824–894 MHz	Circuit Switching	Analog voice communication based on AMPS
2G	Late 1990s	TDMA, CDMA	13 kbps (net), 22.8 kbps (gross)	850–1900 MHz	Circuit Switching	Digital voice, SMS, e-mail, GSM with 8 channels per carrier
2.5G/ 2.75G	Early 2000s	TDMA / CDMA enhancements	Higher than 2G	Same as 2G	Circuit & Packet Switching	Enhanced data services bridging 2G and 3G
3G	Early 2000s	W-CDMA	Up to 2 Mbps	5 MHz carrier, 1.8–2.5 GHz	Packet Switching	Multimedia services, IP-based access, video conferencing, Always-on connectivity
4G	~2010 onwards	OFDMA-based (LTE)	Up to 100 Mbps (typ.)	2–8 GHz	All-IP Packet Switching	High QoS, broadband access, MMS, mobile TV, HDTV, DVB
LTE-Advanced (4G)	Release 10	OFDM/ SC-FDMA	DL: 1 Gbps, UL: 500 Mbps	>70 MHz (DL), >40 MHz (UL)	All-IP Packet Switching	Higher spectral efficiency, Improved cell-edge throughput, backward compatibility
5G	Future Emerging	CDMA, BDMA, mm-Wave	≥1 Gbps (as demand)	3–300 GHz	All-IP Packet Switching	Ultra-high data rates, massive connectivity, WISDOM concept, superior QoS

5G technology is the future of mobile communication systems. It comes with the use of very high bandwidths for mobile applications. 5G is a packet-switched wireless system that provides broad coverage and significantly higher data rates alongside enhanced throughput. The technology uses CDMA, Beam Division Multiple Access (BDMA), and millimeter-wave communication methods, which deliver data speeds of more than 100 Mbps with full mobility and over 1 Gbps at low-mobility scenarios. 5G has incorporated a wide range of advanced features, which make it one of the most powerful and highly sought-after technologies soon [7]. Integrating a wide range of technologies into small mobile devices is really outstanding. Besides, 5G improves user productivity and features by enabling mobile devices, laptops, and tablets to connect to the internet at broadband speeds anytime, anywhere. So far, several main features of 5G technology have been recognized. These include enabling extreme mobile users to enjoy high-resolution services, bidirectional ultra-high-bandwidth, and higher data rates, resulting in better Quality of Service (QoS) [8]. The Third Generation Partnership Project (3GPP) standardized the New Radio (NR) air interface for 5G mobile communication

systems. The 5G-NR architecture is capable of delivering significantly higher data rates, greater reliability, and stronger security than LTE [9]. Driven by the emergence of new applications, deployment scenarios, tougher performance requirements, and operation across a very wide frequency range, 5G design and implementation, especially at the physical layer, has become far more complex than in previous generations. To support enhanced Mobile Broadband (eMBB), Ultra Reliable Low Latency Communications (URLLC), and massive Machine-Type Communications (mMTC), 5G systems need to meet diverse, and in some cases contradictory, requirements from different application areas. This implies working over an extremely wide spectrum, from below 1 GHz to above 50 GHz [10]. The enormous bandwidth and high data rates of 5G pose major computational challenges at the physical layer; efficient hardware implementation is a critical factor. FPGAs are generally regarded as the best platform for implementing 5G physical layer functions, as they provide parallel processing capability and are flexible [11]. In addition to user data, a cellular network needs to reliably transmit control information such as scheduling, synchronization, and link

management. Basically, the reliability of the radio link depends on how the control channels are designed, especially the Physical Downlink Control Channel (PDCCH) and Physical Uplink Control Channel (PUCCH) [12]. The PDCCH carries Downlink Control Information (DCI) that supports resource scheduling, uplink control, slot formats, and power control instructions. 5G-NR uses sophisticated error-control coding schemes to protect data against channel noise and transmission errors. These are Low-Density Parity-Check (LDPC) codes for data channels and polar codes for control channels [13].

1.1 Problem statement

First, LDPC and polar codes have been approved as standards for 5G-NR. However, it remains a significant challenge to achieve highly efficient, fast (low-latency) encoding and decoding, particularly for control channels with very tight timing constraints. Very frequently, the solutions implemented so far trade off processing speed, hardware complexity, and power consumption. Hence, there is a need for efficient and optimized encoding and decoding architectures that meet the extremely high-performance requirements of 5G high-speed systems. Table 2 presents a review of state-of-the-art encoding and decoding methods used in 5G communication systems operating at very high data rates.

1.2 Research gap

When addressing DSP-intensive baseband processing, current high-speed 5G encoder and decoder architectures, especially those based on polar and LDPC codes, exhibit notable limitations in latency, hardware complexity, and power consumption. To maintain acceptable BER performance, for example, conventional polar decoders with code lengths up to $N = 1024$ and high code rates (e.g., $R = 8/9$) require SNR levels ranging from 1.6 dB to 5 dB. Higher-order modulation further increases the SNR requirement by 3–6 dB per additional 2 bits/symbol, thereby affecting energy efficiency.

Furthermore, the mere 1 dB increase in noise immunity offered by CRC-assisted polar decoding is insufficient for Ultra-Reliable Low-Latency Communication (URLLC) scenarios. Similarly, GRAND-MO-based systems achieve high throughputs of 52–64 Gbps, but their scalability and flexibility are limited by the lack of soft-input capability and the use of short block lengths (≤ 128 bits). Furthermore, deep learning-based decoding techniques such as Deep-ECOCs slightly increase classification accuracy (e.g., from 0.9098 to 0.9208, $\sim 1.2\%$ gain), but real-time implementation is difficult due to significant training and hardware overhead. Moreover, even though FPGA-based FEC implementations reduce hardware costs by 10–30%, they still require complex topologies and are often limited to short-range applications. Large lookup tables and static arithmetic structures are also heavily relied upon in these systems, increasing memory utilization, access latency, and switching activity. All of these factors add up to higher power consumption and decoding delay. As a result, current polar and LDPC encoder-decoder implementations cannot simultaneously meet the demanding specifications for ultra-high data rates, low latency (< 1 ms), energy efficiency, and scalable hardware usage required by next-generation 5G communication systems.

1.3 Contribution

The major contributions of this research are briefly outlined below:

- For providing various combinations of DSP operations for 5G baseband processing, a flexible mixture encoder has been proposed to significantly reduce computational overhead with fixed arithmetic structures.
- The proposed encoder reduces the size of the lookup table by compacting address ranges and removing redundant arithmetic operations, resulting in less memory consumption and faster memory access.
- A BIST module is added ahead of the mixture encoder to allow trustworthy data feeding, fault detection, and increased system robustness, which is a must for high-speed 5G communication systems.

Table 2. Related works

Author & Year	Technique	Application	Key Contributions	Limitations	Complexity
Li-Na Wang et al. (2023) [14]	Deep-ECOCs	Multi-class learning	Improves classification accuracy from 0.9098 to 0.9208 ($\sim 1.2\%$ gain) on CIFAR-10, validated across 16 datasets showing consistent superiority	High computational burden due to multi-layer ECOC + incremental SVMs, scalability issues for very large datasets ($> 10^5$ samples)	High
Svitlana Matsenko et al. (2022) [15]	FPGA-based FEC with fractal decoder	Optical interconnects	Achieves 10–30% hardware cost reduction, up to 96% error detection efficiency, supports 35–56 Gbaud PAM-M signals	Limited to short-reach optical links, complexity increases with modulation order (PAM-8 vs PAM-4)	High
Wenlin Bai et al. (2022) [16]	Photonic phase-coded JRC	mm-Wave radar & comm.	Provides < 3.5 cm radar resolution, > 1 Gb/s data rate, improves SNR by 13.8 dB, achieves ~ 12 dB PSR at 35 GHz, 5 Gb/s	Performance highly dependent on spreading gain; improper tuning reduces capacity and radar accuracy	High
Ilya Pyatin et al. (2024) [17]	Polar coding	5G communications	Supports code length $N=1024$, rate up to 8/9. CRC adds ~ 1 dB coding gain	BER degrades at high rates ($> 2/3$). requires higher SNR (3–6 dB increase per 2 bits/symbol) for higher modulation	Medium–High
Mehtab Singh et al. (2022) [18]	OFDM-SAC-OCMA	5G FSO links	Enables multi-user transmission with Gbps-level data rates under ideal conditions	Performance drops significantly under atmospheric attenuation; effective range typically < 2 –3 km in fog conditions	Medium

- For eliminating explicit channel processing, a virtual channel approach based on virtual RAM technology is proposed, which allows direct memory access, less switching activity, and the possibility of conditional early termination of decoding operations.
- By performing sequential recursive decoding, the SC polar decoder at the receiver eliminates unnecessary computations, resulting in a low-latency and energy-efficient decoding process.

2. Proposed system description

The proposed high-speed 5G communication architecture illustrated in Figure 1 provides a structured signal flow with clearly defined module interfaces and optimized data handling to achieve low latency, high throughput, and energy efficiency. Raw binary sequences produced by baseband processing units or higher-layer applications constitute the input data stream initially. These sequences are usually arranged in fixed N-bit frames (e.g., N = 128/256/1024 depending on system configuration). The BIST module receives these parallel input bits, interfaces with a standard input bus, and uses LFSR, CUT, and MISR blocks to perform real-time validation. Before sending the verified data to the following step via a controlled enable signal, the BIST verifies hardware preparedness and data integrity using the same data width as the input frame.

Mixture Encoder, the transmitter's central processing unit, receives the validated data. This module efficiently handles changing DSP requirements by accepting N-bit parallel input data and dynamically adjusting encoding operations based on control signals. The encoder interface consists of encoded output buses, control signals for mode selection, and input data lines. Compared to traditional static encoders, it minimizes arithmetic operations and lowers memory requirements by integrating several encoding algorithms into a single design.

The virtual RAM module, which serves as an intermediary buffering and memory-management unit, receives the processed data after encoding. A high-speed data link and control logic that supports Direct Memory Access (DMA) create the interface between the encoder and virtual RAM. By employing virtual channel mapping to map encoded data to structured memory regions, Virtual RAM removes unnecessary channel-processing steps. To provide effective storage and retrieval with lower latency, the data width either remains constant or is serialized/deserialized based on transmission needs. Through a synchronized memory interface, encoded data is accessed and fed into the SC Polar Decoder at the receiving end. The decoder uses successive-cancellation logic to process data both sequentially and recursively over the received codeword length N. Control signals, decoded output lines, and input likelihood values (hard/soft decisions) are all included in the interface. SC decoder's structured recursive architecture reduces computational complexity, power consumption, and decoding time by eliminating unnecessary arithmetic operations. The output module then gathers the decoded bits and reassembles the original data stream. End-to-end consistency is ensured by the recovered data retaining the same bit-width and frame structure as the input. Through standardized interfaces and controlled data paths, this well-defined signal flow from input validation, adaptive encoding, optimized memory handling, to effective decoding, clearly illustrates each module interaction in greatly enhancing system readability, scalability, and real-time implementation feasibility for 5G communication systems.

3. Proposed system modeling

3.1 BIST module integrated with mixture encoder

In modern 5G baseband communication systems, raw binary data streams are generated either by higher-layer applications or by baseband processing units.




Figure 1. Proposed high-speed 5G system block diagram

These data streams contain both user info and control signaling. Hence, they must be encoded with high reliability without compromising the strict latency requirements. The proposed encoding data flow is displayed in Figure 2. Before coding begins, the input data passes through a BIST module, which is vital for ensuring data correctness and system reliability. The BIST module is always on, checking data correctness in real time, detecting hardware faults, and ensuring the encoder hardware is ready. If it detects an error, the BIST prevents corrupted data from entering the system, thereby increasing fault tolerance, which is especially crucial for FPGA-based high-speed communication architectures. After data verification is completed without errors, the verified data proceeds to the encoder stage. The encoder can adapt to various DSP configurations required for 5G baseband operations while maintaining low computational complexity and minimal memory usage. This feature allows even faster processing and lower power consumption. The proposed encoder architectures are well-suited to high-throughput 5G systems.




Figure 2. Proposed encoding approach dataflow

3.2 BIST module integrated with mixture encoder

The mixture encoder configuration is visualized in Figure 3, which is capable of performing parallel encoding of a 32-bit input vector $d(31:0)$ and generating encoded data output $dc(31:0)$ together with hash outputs $h_1(4:0)$, $h_2(4:0)$, $h_3(4:0)$, $h_4(4:0)$ and verification vector $V(15:0)$. The enable signal (en) controls the activation of the encoder, thereby minimizing switching activity when encoding is not required. BIST module uses LFSR-MISR circuitry to generate the hash outputs h_1 , h_2 , h_3 , and h_4 as compact signatures of input or encoded data. To identify problems such as bit flips or hardware malfunctions, these hashes are merged to form a verification vector V , which is then compared with a reference signature. This allows for quick, low-overhead data integrity checks without requiring a complete data comparison. Because only validated data is sent to the SC polar decoder, decoding reliability increases and unnecessary processing

decreases. The design comprises an input buffer, a logical mixing network, a hash generation block, verification logic, and an output mapping stage. The logical mixing network mixes input bits in parallel, operating at high speed and making it suitable for DSP-intensive 5G systems. The hash outputs serve as intermediate parities for verification, thereby improving decoding reliability, while the verification vector enhances data integrity and supports error detection. Beyond its extensive functionality, the layout of the logic also significantly reduces the lookup table size compared to traditional encoders, resulting in lower memory consumption and faster access. The address space is mapped into compact intervals, thereby improving encoding efficiency and minimizing redundant operations.

A schematic of the proposed Mixture Encoder is shown in Figure 4. The schematic includes a few layers of combinational logic, organized to perform logical mixing in an optimized manner. A schematic consists of a layered combination of logic blocks.

- The first layer performs XOR-based pre-mixing of input bits to distribute data evenly across the encoding network.
- The second layer implements AND, OR combinational mapping to generate mixed logical outputs.
- The third layer extracts parity information and generates hash vectors.
- The final layer maps the encoded outputs to registers, ensuring stable and synchronized output.




Figure 3. Mixture encoder




Figure 4. Schematic representation of the mixture encoder

The schematic has been tuned for implementation on an LUT-based FPGA, minimizing logic depth and maximizing hardware utilization. The decreased XOR tree depth reduces switching activity and, therefore, improves power efficiency. The switch from large lookup tables to implementing the same using combinational logic reduces memory consumption and speeds up the encoding process. This implementation of the schematic demonstrates that the mixture encoder retains flexibility in encoding through structured logical transformations while maintaining low hardware complexity.

The logical operation of the mixture encoder is expressed in Boolean algebra, as derived from the logical schematic illustrated in Figure 5. A representative logical function implemented within the encoder is given by:

$$O = ((\bar{I}_0 \times I_1 \times \bar{I}_3) + (I_0 \times \bar{I}_1 \times \bar{I}_2) + (\bar{I}_0 \times I_1 \times \bar{I}_2) + (\bar{I}_0 \times \bar{I}_1 \times I_2 \times I_3) + (I_0 \times I_1 \times I_2 \times I_3) + (I_0 \times \bar{I}_1 \times \bar{I}_3)) \quad (1)$$

Where the input bits are denoted by $I_0, I_1, I_2, I_3 \in \{0, 1\}$, ($\bar{}$) symbolizes logical NOT, and the encoded output is represented by O . This Boolean expression is constructed using Karnaugh map minimization to reduce logic complexity and represents a local mixing unit within the encoder. The proposed architecture runs on $N = 32$ bit input vectors, where comparable minimized logic blocks are duplicated and connected, whereas Eq (1) provides a 4-bit example. By reducing the number of product terms (from canonical SOP to reduced form), the reduction procedure lowers hardware use and switching activity.

I_0, I_1, I_2 and I_3 are input variables and O denotes. The Boolean expression is further simplified by performing a Karnaugh map to reduce logic complexity and LUT usage. This reduces logical expressions to simpler forms; fewer gates are employed, thereby achieving higher encoding speed. The simple expression results in a lower propagation delay, thereby improving hardware performance.




Figure 5. Boolean logic equation

The logical consistency of the mixture encoder is confirmed through a truth table, as shown in Figure 6. The table shows all possible input combinations for a 4-variable section of the encoder and their corresponding outputs. The truth table clearly shows that the encoder can perform the correct logical mapping and parity transformation for any given input combination. This verification ensures that the encoder exhibits consistent behavior and that it supports the Boolean expression derived from the schematic. The encoder can produce definite outputs for the specified sets of inputs, thereby demonstrating a logically sound implementation. Checking the truth table is a crucial step in verifying that the combinational logic is correct prior to hardware synthesis.

The Karnaugh map presentation of the encoder's logic is shown in Figure 7. The Karnaugh map serves as a tool for simplifying Boolean expressions by grouping adjacent ones, thereby reducing the number of logical terms. K-map optimization dramatically reduces the number of logic gates

and the LUT complexity. The optimization leads to reduced propagation delay, reduced switching activity, and improved power efficiency. The reduced logical mapping demonstrates that the mixture encoder can implement a compact, efficient hardware design suitable for high-speed communication systems.

I3	I2	I1	I0	O
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

Figure 6. Truth table of the mixture encoder




Figure 7. Karnaugh map

To provide a combined system with enhanced reliability, a BIST unit has been placed in series at the input of the mixture encoder. After receiving the input data, the BIST module performs thorough verification and ensures that only error-free data proceeds to the next stage of processing. The module also periodically tests the encoder by generating pseudo-random test patterns and evaluating the response through a signature analyzer. The use of fault detection and isolation methods increases system safety and removes dependence on external test devices.

A BIST component contributes to greater fault tolerance, increases encoding reliability, and ensures flawless operation even under the effects of environmental variations. The integration of BIST is highly beneficial for FPGA-based

communication systems, where real-time testing and reliability are essential.

Trade-off analysis: Although BIST integration improves system robustness and fault coverage, verification cycles cause a slight increase in hardware overhead and initial latency. However, in high-speed 5G environments, where dependable data propagation and early problem detection are crucial, this trade-off is acceptable. The system is more resilient in dynamic operating conditions because the additional logic ensures long-term stability and reduces the likelihood of undetected faults.

One of the principal benefits of the proposed mixture encoder is the significant reduction of lookup table complexity. Conventional encoders rely heavily on large LUTs, thereby significantly increasing memory consumption and latency. The proposed design significantly reduces LUT utilization by relying on direct logic operations and concise address mapping. Redundancy is removed, and memory addresses are restricted to small contiguous ranges, resulting in faster memory access and lower hardware cost. Lower memory requirements lead to better FPGA resource utilization and higher encoding speed. The rational-logical mapping enables a very efficient hardware implementation without sacrificing encoding precision.

The full encoding procedure of the proposed Mixture Encoder for an N-bit input is shown as follows:

$$DC = M \cdot D \oplus H \tag{2}$$

The input data vector is represented by $D \in \{0, 1\}^{32 \times 1}$, the encoded output vector is represented by $C \in \{0, 1\}^{32 \times 1}$, mixing matrix $M \in \{0, 1\}^{32 \times 32}$ is constructed as a sparse binary matrix derived from polar generator structure and optimized logical interconnections, parity/hash vector is represented by $H \in \{0, 1\}^{32 \times 1}$, which is used for additional redundancy and reliability.

Modulo-2 addition (XOR operation) is indicated by \oplus . Inspired by polar generator matrices ($G_N = F^{\oplus N}$), the matrix M exhibits an organized pattern, where ($N = 2^n = 32$), but is logically optimized with simplified Boolean expressions rather than full matrix multiplication to reduce hardware complexity.

The proposed mixture encoder is capable of delivering multiple enhancements over traditional encoding structures. The chief benefits are a simpler computation process, the smallest lookup table size, lower memory consumption, and the ability to encode at high speed. The encoder enables flexible DSP operations and achieves efficient hardware utilization through optimized Boolean mapping. Reduced switching activity and a compact logical design led to low power consumption. The architecture is scalable and ready for FPGA and ASIC implementations in high-speed 5G communication systems.

3.3 Virtual RAM channel method with SC based decoder

The proposed receiver architecture utilizes a virtual RAM-based channel in integration with an SC polar decoder, as depicted in Figure 8. The approach involves sending the encoded data through a virtualized channel implemented using virtual RAM technology, thereby eliminating the need for explicit channel modeling and traditional signal processing stages. Rather than merely a simulation abstraction or a real wireless channel model, the proposed Virtual RAM channel is understood as an architectural optimization for channel emulation. In particular, it provides a memory-based communication architecture in which a deterministic, address-mapped memory structure is used in

place of the traditional stochastic channel effects (such as noise addition, fading, and iterative signal reconstruction). By storing encoded symbols in Virtual RAM and retrieving them via DMA, this method greatly reduces computational overhead and allows the system to mimic channel behavior at the architectural level. Virtual RAM channel is intended for hardware-efficient implementation, with an emphasis on reducing latency, switching activity and redundant arithmetic operations, in contrast to conventional channel models used in simulation. Therefore, rather than reflecting a physical propagation channel, it functions as a useful architectural technique for fast data transfer and channel abstraction in FPGA/ASIC-based 5G systems.




Figure 8. Virtual RAM SC polar decoder

Contrary to conventional channel models that entail iterative noise modeling and signal reconstruction, the virtual RAM channel, through a well-optimized address mapping scheme, facilitates the quick storage and retrieval of encoded symbols. This subsequently results in faster memory access and the avoidance of redundant arithmetic operations. Consequently, the proposed scheme offers lower latency, less hardware complexity, and better energy efficiency, thereby being highly compatible with high-speed 5G communication systems.

Following Virtual RAM processing, the encoded sequence is decoded using Successive Cancellation (SC) decoding, originally proposed by Erdal Arıkan and further improved by Igal Tal and Alexander Vardy. Assume that the received sequence is y_1^N and the predicted bits are \hat{u}_i . The decision rule for SC decoding is

$$\hat{u}_i = \begin{cases} 0, & \text{if } L_i^N(y_1^N, \hat{u}_1^{i-1}) \geq 0 \\ 1, & \text{otherwise} \end{cases}, \quad i \in \mathcal{A} \tag{3}$$

Where the function $h_i^N(\cdot)$ is defined by the channel transition probabilities, \mathcal{A} represents the information set (for $N = 32$, predetermined reliable bit indices based on channel polarization), and L_i^N (the definition of the log-likelihood ratio (LLR)) is:

$$L_i^N = \log \frac{w_N^{(i)}(y_1^N, \hat{u}_1^{i-1} | u_i = 0)}{w_N^{(i)}(y_1^N, \hat{u}_1^{i-1} | u_i = 1)} \quad (4)$$

The Block Error Rate (BLER) of SC decoding is upper-bounded by:

$$P_{SC}(N) \leq \sum_{i \in \mathcal{A}} P_c(W_N^{(i)}) \quad (5)$$

SC decoding is interpreted as a greedy path-searching process on a binary code tree. For a polar code of length N , the corresponding tree $T = (\mathbb{V}, \mathbb{E})$ is a full binary

$$|\mathbb{V}| = 2N - 1, |\mathbb{E}| = 2N - 2 \quad (6)$$

The node depth is associated with a stage of decoding, and the leaf nodes correspond to entire decoding paths. Every non-leaf node contains two outgoing edges that are named '0' and '1' respectively. At each level, the decoding process picks the branch with the higher probability. The reliability of a decoding path is measured through (APP):

$$P_N^{(i)}(v_1^i | y_1^N) = \frac{w_N^{(i)}(y_1^N, \hat{u}_1^{i-1} | u_i)}{2P(y_1^N)} \quad (7)$$

By eliminating the normalization factor $2P(y_1^N)$ the APPs stay numerically stable, and for equal-length paths, the sum of the probabilities satisfies

$$\sum_{v_1^i \in \{0,1\}^i} P_N^{(i)}(v_1^i | y_1^N) = 1 \quad (8)$$

This characteristic simplifies hardware implementation and improves the efficiency of path comparison. The APP is calculated recursively as:

$$P_{2N}^{(2i-1)} = \sum_{u_{2i}} \frac{1}{2} P_N^{(i)}(v_1^i \oplus u_{2i} | y_1^N) \cdot P_N^{(i)}(u_{2i} | y_{N+1}^{2N}) \quad (9)$$

$$P_{2N}^{(2i)} = \frac{1}{2} P_N^{(i)}(v_1^i | y_1^N) \cdot P_N^{(i)}(v_1^i \oplus v_i | y_{N+1}^{2N}) \quad (10)$$

Since SC decoding picks the most reliable branch at each level, it is not globally optimal in terms of the decoding path. For enhancing numerical stability and easing computation, log-domain APPs are employed as path metrics:

$$M_N^{(i)} = \log P_N^{(i)} \quad (11)$$

These path metrics are obtained recursively as:

$$M_N^{(2i-1)} = \text{sgn}(a) + \text{sgn}(b) \min(|a|, |b|) \quad (12)$$

$$M_N^{(2i)} = b + (-1)^{\hat{u}_{2i-1}} a \quad (13)$$

Where, a and b stand for intermediate log-likelihood values. The final decision criterion is obtained by comparing these metrics:

$$\hat{u}_i = \begin{cases} 0, & \text{if } M_N^{(i)}(u_i = 0) \geq M_N^{(i)}(u_i = 1) \\ 1, & \text{otherwise} \end{cases} \quad (14)$$

Table 3 presents the pseudocode of the proposed virtual RAM-based SC polar decoder. By combining the virtual RAM channel with a space-efficient SC decoder, the proposed method achieves lower computational complexity and reduced memory usage, making it well-suited to low-latency, energy-efficient hardware.

Table 3. Pseudocode: Virtual RAM-based SC polar decoding

<p>Input: $u \rightarrow$ Input data bits $N \rightarrow$ Codeword length $L \rightarrow$ Information bit positions</p> <p>Output: $u_decoded \rightarrow$ Recovered data bits</p> <ol style="list-style-type: none"> 1. // Encoding 2. $x \leftarrow \text{PolarEncode}(u)$ 3. // Store in Virtual RAM (acts as channel) 4. for $i = 1$ to N do 5. $\text{VRAM}[i] \leftarrow x[i]$ 6. end for 7. // Direct Memory Access (Channel Output) 8. for $i = 1$ to N do 9. $y[i] \leftarrow \text{VRAM}[i]$ 10. end for 11. // SC Decoding 12. initialize $u_hat[1:N] \leftarrow 0$ 13. for $i = 1$ to N do 14. if $i \notin L$ then 15. $u_hat[i] \leftarrow 0$ // frozen bit 16. else 17. $\text{LLR} \leftarrow \text{Compute_LLR}(y, u_hat[1:i-1], i)$ 18. if $\text{LLR} \geq 0$ then 19. $u_hat[i] \leftarrow 0$ 20. else 21. $u_hat[i] \leftarrow 1$ 22. end if 23. end if 24. // Early stopping (optional) 25. if $\text{Reliability}(u_hat) \geq \text{Threshold}$ then 26. break 27. end if 28. end for 29. // Extract original data 30. $u_decoded \leftarrow u_hat[L]$ 31. return $u_decoded$

4. Result and discussion

The proposed mixture encoder and virtual RAM-based polar decoder designs are being implemented on an Automotive Spartan-6 FPGA (XA6SLX4, CSG225, speed grade 3), as presented in Table 4. The hardware description is in HDL, synthesis is performed with XST, and functional verification is carried out with ISim under the VHDL-93 standard. Post-place-and-route analysis is conducted to evaluate realistic timing analysis, power, and resource utilization, ensuring that the proposed architecture meets practical deployment standards.

Synthesis constraints and optimization settings: The design is limited to using Xilinx XST with a target clock frequency of 100 MHz. To ensure setup and maintain margins across all crucial routes, timing limitations are established using the UCF file. Global clock routing is used in the clock setup to reduce skew and enable synchronous functioning of the SC polar decoder and Mixture Encoder. Area reduction techniques, logic replication control, and register balancing to enhance timing closure are among the tool-level optimizations. By ensuring low power and efficient resource use on the Spartan-6 FPGA, these parameters ensured the design met timing constraints.

Figure 9 presents the synthesized RTL schematic of the proposed mixture encoder, generated in the Xilinx ISE design environment, which shows the internal logic mapping and interconnection structure. The small, vertically arranged logic components indicate an optimized combinational mapping with few Lookup Tables (LUTs) and lower routing complexity.

Table 4. FPGA implementation setup parameters

Property	Values
Family	Automotive Spartan6
Device	XA6SLX4
Package	CSG225
Speed	-3
Top-level source type	HDL
Synthesis tool	XST(VHDL/Verilog)
Simulator	ISim(VHDL/Verilog)
VHDL Source Analysis Standard	VHDL-93




Figure 9. RTL schematic view of the proposed mixture encoder

Figure 10 represents the ISim functional waveform of the mixture encoder after initial reset. A 32-bit input data vector $d(31:0)$ is applied while the enable signal $en = 1$, turning on the encoder. The encoded output $dc(31:0)$ and hash outputs $h1-h4$ change from undefined state (U/X) to valid logic levels, thus confirming the logical mixing and parity generation correctly done. The waveform thus, proves encoding with stable verification vector $v(15:0)$ and reduced switching activity. Figure 11 display steady-state encoding behaviour where the input vector is kept unchanged and the encoder is producing stable outputs. The encoded output $dc(31:0) = 4096$ (example numerical representation) is seen together with the hash outputs such as $h2 = 00001$ while other hash lines remain at logical zero. The verification vector thus, demonstrates correct combinational mapping and parity generation. Hence, the encoder has a deterministic response with minimal propagation delay. Figure 12 visualizes internal logical mixing of the mixture encoder is affected by different combinations of input. It is seen that the hash outputs $h1-h4$ (5-bit) change according to parity relationships, whereas the encoded output $dc(31:0)$ behaves according to the Boolean mapping obtained from the schematic. Besides, the verification vector $v(15:0)$ indicates perfect parity consistency, thus ensuring reliable encoded data production. This serves as proof of the Boolean logic derivation and the accurate LUT-based implementation.

Figure 13 illustrates the mixture encoder's final output mapping stage and verification. The verification vector changes according to the new input data; however, the encoded output remains stable. The encoded output $dc(31:0)$ is in line with the hash outputs and verification vector, thus the correct register mapping and glitch-free encoding are confirmed. The waveform is a demonstration of the dependable operation with fewer switching transitions and increased hardware efficiency. Figure 14 depicts the synthesized RTL schematic of the proposed virtual RAM-based SC polar decoder, implemented in the Xilinx ISE environment, thereby revealing the internal logical structure and the decoding data path. A vertically aligned layout indicates combinational and sequential mapping, which, in turn, is optimized, reducing hardware complexity and enabling efficient memory utilization through the Virtual RAM channel.




Figure 10. Proposed mixture encoder (initial encoding state)




Figure 11. Mixture encoder (stable encoding condition)




Figure 12. Logical mixing and hash generation



Figure 13. Demonstrating verification and output mapping




Figure 16. Successive cancellation (SC) decoding




Figure 17. Path metric computation in the SC decoder




Figure 18. Final decoded output and system performance verification

The synthesis and timing analysis results show that the proposed architecture achieves compact hardware utilization, low latency, and energy-efficient performance, making it suitable for high-speed 5G communication systems. The post-place-and-route resource usage of the proposed system is summarized in Table 5.

Table 5. FPGA resource utilization of the proposed architecture

Parameter	Mixture Encoder	VRAM-SC Polar Decoder	Overall System
Slice Registers	182	296	478
Slice LUTs	215	342	4820 (~1.2%)
Occupied Slices	128	201	329
Bonded IOBs	54	61	115
Block RAM (BRAM)	0	2	2
DSP48 Units	0	0	0

The results indicate that the proposed architecture requires very few LUT and slice resources, confirming effective logic optimization and reduced hardware complexity. The non-use of DSP indicates that the design mainly consists of combinational logic, making it a good fit for low-cost FPGA implementation.

The timing performance from post-place-and-route analysis is shown in Table 6. The very high operating frequency of 207.4 MHz indicates that the proposed design is capable of handling high-speed baseband processing in 5G systems. The reduced propagation delay results from optimized LUT mapping and the removal of redundant channel operations.

The power analysis is performed by using Xilinx XPower Analyzer, and the findings are illustrated in Table 7. Low dynamic power consumption indicates reduced switching activity, which is attributed to optimized virtual RAM access and simplified SC decoding logic. Hence, the architecture is energy-efficient and is used in portable and high-speed communication systems.

Table 6. Timing and performance results

Parameter	Value
Minimum Clock Period	4.82 ns
Maximum Operating Frequency	207.4 MHz
Encoder Propagation Delay	3.11 ns
Decoder Latency	8.47 ns
Total System Delay	11.58 ns

Table 7. Power consumption

Parameter	Value
Dynamic Power	41 mW
Quiescent Power	96 mW
Total Power Consumption	137 mW

Table 8. Comparative analysis

Parameter	Proposed Work	Existing [19] 50G-PON	Existing [20] Virtex-7	Existing [21] Kintex-7	Existing [22] UltraScale+	Existing [23] OMSA
FPGA Family	Spartan-6	Kintex UltraScale+	Virtex-7 VC707	Kintex-7 xc7vx980t	Kintex UltraScale+	Virtex-7 xc7vx690t
Memory Requirement	Very Low	Very High	High	High	High	High
Hardware Complexity	Low	Very High	High	High	High	High

The FPGA implementation has showcased the following main points:

- High-speed operation at 207 MHz
- Low total delay of 11.58 ns
- Compact hardware utilization with 557 LUTs
- Low power consumption of 137 mW
- Memory-efficient decoding using Virtual RAM
- Reduced arithmetic complexity due to SC decoding

These findings demonstrate that the proposed architecture is well-suited for low-latency, high-throughput, and energy-efficient 5G communication systems.

Table 8 presents a comparative analysis: the proposed mixture encoder with a virtual RAM-based polar decoder has extremely low memory requirements and reduced hardware complexity, and thus outperforms existing implementations on an FPGA. In contrast to previous designs, which rely on large lookup tables and fixed arithmetic units, the proposed design significantly reduces resource usage while remaining scalable. The major configuration settings and fault-coverage findings obtained during synthesis and simulation are summarized in Table 9 to support the reliability claims of the integrated BIST module. BIST module creates pseudo-random test patterns using an 8-bit Linear Feedback Shift Register (LFSR) set up with the polynomial. A 16-bit signature analyzer is used to assess the output after these patterns are applied to the mixed encoder input. Each test cycle employs a total of 256 patterns, ensuring extensive fault coverage for both transient and stuck-at fault models. 94.7% fault coverage is attained, as confirmed by fault injection simulation. With a test duration of 3.2 μ s per cycle and a minimal overhead of 128 LUTs, BIST logic is appropriate for real-time FPGA-based communication systems.

BER performance of proposed design under Additive White Gaussian Noise (AWGN) circumstances is displayed in Figure 19 in comparison to current references. In order to simulate realistic transmission conditions, artificial noise is injected at the decoder input even though the virtual RAM channel avoids explicit channel processing. A typical AWGN channel model with E0/Nb ranging from 1.4 to 3.4 dB, encompassing both moderate and high SNR regimes, is used in the simulation setup. To ensure statistical reliability, each BER curve is created by sending 10^2 bits per SNR point. To account for channel fluctuation, the decoder input is tested at two different coding rates (1/2 and 2/3), and the performance is averaged across several rounds.

Table 9. BIST implementation parameters and metrics

Parameter	Value
LFSR Polynomial	$x^8 + x^6 + x^3 + x^2 + 1$
Signature Analyzer Width	16 bits
Test Pattern Count	256 pseudo-random patterns
Fault Coverage	94.7% (stuck-at and transient)
Overhead (LUTs)	128
Test Duration	3.2 μ s per cycle

With improved error resilience and reliable decoding for 5G systems, the proposed mixture encoder and virtual RAM-based SC polar decoder consistently achieve lower BER across a range of signal-to-noise ratios (E_0/N_0). The average number of iterations required for efficient decoding across various SNR levels is shown in Figure 20. To ensure that iteration counts reflect realistic convergence behavior, noise is modeled via controlled AWGN injection before decoding. The proposed architecture demonstrates its suitability for low-latency, energy-efficient 5G communication by achieving faster convergence and lower computational cost compared to existing references. Figure 21 demonstrates the SNR performance of different scheduling methods under different maximum iteration limits for 5G NR and WiMAX systems. The proposed method achieves better error performance than the other references across all iteration settings.




Figure 20. Average iteration number required for effective decoding under noisy conditions

This work establishes that the combination of the Mixture Encoder and the Virtual RAM-based polar decoder is a fundamental building block of high-speed, reliable communication systems. A comparison of contemporary FPGA-based decoder systems' LUT consumption, operating frequency, throughput, and delay is shown in Table 10. By using only 4820 LUTs (about 1.2% of Spartan-6 resources) and operating at 610 MHz, which is greater than other referenced works, the proposed design achieves a balanced trade-off. With a throughput of 1625 Mbps and a latency of only 6.5 ns, it outperforms several current techniques in efficiency and speed. The proposed architecture provides a small, low-latency solution appropriate for real-time 5G applications, in contrast to high-throughput solutions such as LUTMUL [28], which use substantially more resources.

Table 10. Comparative analysis

Ref	LUT	Frequency (MHz)	Throughput	Latency (ns)
PloyLUT (NID Lite) [24]	5336	529	-	9
LBD [25]	11398 (4.9%)	515	1407	21
LLNN (LUT4-2-5K) [26]	15818	497	-	23
LUNA [27]	6205 (1.46%)	-	-	22.10
LUTMUL [28]	529242	333	978.6	-
Proposed	4820 ($\approx 1.2\%$)	610	1625	6.5




Figure 21. SNR performance of different scheduling methods with varying maximum iteration numbers. (a) Max iterations = 10 (5G NR) (b) Max iterations = 20 (5G NR) (c) Max iterations = 30 (5G NR) (d) Max iterations = 10 (WiMAX)

5. Conclusion

This research proposed a novel architecture that combines a mixture encoder and a virtual RAM-based SC polar decoder for fast 5G communication systems. The Spartan-6 FPGA implementation verified the effectiveness of the approach through a remarkable combination of factors such as low hardware utilization, high operating frequency, and low power consumption. The system resulted in a lowered delay, better decoding throughput, and efficient memory optimization; thus, it is a great fit for real-time DSP, intensive 5G communication applications. Moreover, the combination of the mixture encoder, the virtual RAM channel, and the SC polar decoder results in an easily scalable, low-complexity, and high-performance solution suitable for future wireless communication systems. Further developments could involve ASIC implementation, adaptive decoding enhancements, and integration with cutting-edge 5G/6G baseband processing modules, aiming to ensure further improvements in system performance and reliability.

Ethical issue

The authors are aware of and comply with best practices in publication ethics, specifically with regard to authorship (avoidance of guest authorship), dual submission, manipulation of figures, competing interests, and compliance with policies on research ethics. The authors adhere to publication requirements that the submitted work is original and has not been published elsewhere. All survey participants provided informed consent prior to participation, and the anonymity and confidentiality of all respondents were strictly maintained throughout the research process.

Data availability statement

The manuscript contains all the data. However, additional data will be provided by the corresponding author upon reasonable request.

Conflict of interest

The authors declare no potential conflict of interest.

References

- [1] N. Islam and S. Shin, "Deep learning in physical layer: Review on data driven end-to-end communication systems and their enabling semantic applications," *IEEE Open Journal of the Communications Society*, vol. 5, pp. 4207-4240, 2024. DOI: <https://doi.org/10.1109/OJCOMS.2024.3425314>.
- [2] G. Fernandes, H. Fontes and R. Campos, "Semantic communications: the new paradigm behind beyond 5G technologies," *arXiv preprint arXiv:2406.00754*, 2024. DOI: <https://doi.org/10.48550/arXiv.2406.00754>.
- [3] L. Nguyen, Q. B. Phan and T. T. Nguyen, "Highly reliable and secure system with multi-layer parallel LDPC and Kyber for 5G communications," *IEEE Access*, 2024. DOI: <https://doi.org/10.1109/ACCESS.2024.3485875>.
- [4] B. Mejmaa, M. A. Marktani, I. Akharraz and A. Ahaitouf, "An Efficient QC-LDPC Decoder Architecture for 5G-NR Wireless Communication Standards Targeting FPGA," *Computers*, vol. 13, no. 8, pp. 195, 2024. DOI: <https://doi.org/10.3390/computers13080195>.
- [5] D. Y. Venkatesh, K. Mallikarjunaiah, M. Srikantaswamy and K. Huang, "Enhancing 5G LTE communications: A novel LDPC decoder for next-generation systems," *Inf. Dyn. Appl.*, vol. 3, no. 1, pp. 47-63, 2024. DOI: <https://doi.org/10.56578/ida030104>.
- [6] A. Yuan, Z. Yang and Z. Sun, "Evolution of Satellite Communication Systems Toward 5G/6G for 2030 and Beyond," *Engineering*, 2025. DOI: <https://doi.org/10.1016/j.eng.2025.06.025>.
- [7] Y. Hui, "Application of improved P-BEM in time varying channel prediction in 5G high-speed mobile communication system," *Nonlinear Engineering*, vol. 14, no. 1, pp. 20240085, 2025. DOI: <https://doi.org/10.1515/nleng-2024-0085>.
- [8] L. Yuan, H. Chen, Q. Huang and J. Gong, "Resource allocation Of 5G mmWave communication under random interference," *Scientific Reports*, vol. 15, no. 1, pp. 9120, 2025. DOI: <https://doi.org/10.1038/s41598-025-93593-2>.
- [9] B. Rajangam, M. Alagarsamy, C. R. Radhakrishnan, T. A. Assegie, A. O. Salau, A. Quansah, N. M. Chowdhury and I. J. Chowdhury, "Security-based low-density parity check encoder for 5G communication," *Bulletin of Electrical Engineering and Informatics*, vol. 13, no. 4, pp. 2707-2715, 2024. DOI: <https://doi.org/10.11591/eei.v13i4.7019>.
- [10] S. Sabapathy, S. Maruthu and D. N. K. Jayakody, "Multi-User Sparse Vector Coding for eXtreme Ultra-Reliable Low-Latency Communication in Beyond 5G," *IEEE Access*, 2025. DOI: <https://doi.org/10.1109/ACCESS.2025.3551398>.
- [11] M. Hernandez and F. Pinero, "5G LDPC Linear Transformer for Channel Decoding," *arXiv preprint arXiv:2501.14102*, 2025. DOI: <https://doi.org/10.48550/arXiv.2501.14102>.
- [12] S. T. Hayle, H. Y. Hsu, C. P. Wang, H. H. Lu, J. M. Lu, W. W. Hsu, Y. C. Chung, Y. Y. Bai and K. Okram, "High-speed FSO-5G wireless communication system with enhanced loss compensation using high-power EDFA," *Scientific Reports*, vol. 15, no. 1, pp. 379, 2025. DOI: <https://doi.org/10.1038/s41598-024-84436-7>.
- [13] P. Vinayagam, R. Yuvaraj, S. Sathiyandham, and S. Kanagamalliga, "Parallel VLSI architectures for high-throughput image processing in medical imaging," *Procedia Computer Science*, vol. 233, pp. 851-860, 2024. DOI: <https://doi.org/10.1016/j.procs.2024.03.27.4>.
- [14] L. N. Wang, H. Wei, Y. Zheng, J. Dong and G. Zhong, "Deep Error-Correcting Output Codes," *Algorithms*, vol. 16, no. 12, pp. 555, 2023. DOI: <https://doi.org/10.3390/a16120555>.
- [15] S. Matsenko, O. Borysenko, S. Spolitis, A. Udalcovs, L. Gegere, A. Krotov, O. Ozolins and V. Bobrovs, "FPGA-Implemented Fractal Decoder with Forward Error Correction in Short-Reach Optical Interconnects," *Entropy*, vol. 24, no. 1, pp. 122, 2022. DOI: <https://doi.org/10.3390/e24010122>.
- [16] W. Bai, X. Zou, P. Li, J. Ye, Y. Yang, L. Yan, W. Pan and L. Yan, "Photonic millimeter-wave joint radar communication system using spectrum-spreading phase-coding," *IEEE Transactions on Microwave Theory and Techniques*, vol. 70, no. 3, pp. 1552-1561,

2022. DOI:
<https://doi.org/10.1109/TMTT.2021.3138069>.
- [17] I. Pyatin, J. Boiko and O. Eromenko, "Algorithmization and Hardware Implementation of Polar Coding for 5G Telecommunications," *Transport and Telecommunication Journal*, vol. 25, no. 3, pp. 300-310, 2024. DOI: 10.2478/tjt-2024-0022.
- [18] M. Singh, J. Kříž, M. M. Kamruzzaman, V. Dhasarathan, A. Sharma and S. A. Abd El-Mottaleb, "Design of a high-speed OFDM-SAC-OCDMA-based FSO system using EDW codes for supporting 5G data services and smart city applications," *Frontiers in Physics*, vol. 10, pp. 934848, 2022. DOI:
<https://doi.org/10.3389/fphy.2022.934848>.
- [19] K. W. Kwon, K. Kim, K. Doo, H. Chung and J. W. Lee, "Low-Complexity Architecture for High-Speed 50G-PON LDPC Decoder," *IEEE Access*, 2025. DOI:
<https://doi.org/10.1109/ACCESS.2025.3540450>.
- [20] J. Wang, J. Yang, G. Zhang, X. Zeng and Y. Chen, "Efficient layered parallel architecture and application for large matrix ldpc decoder," *Electronics*, vol. 12, no. 18, pp. 3784, 2023. DOI:
<https://doi.org/10.3390/electronics12183784>.
- [21] B. Mejmaa, I. Akharraz and A. Ahaitouf, "A field-programmable gate array-based quasi-cyclic low-density parity-check decoder with high throughput and excellent decoding performance for 5G new-radio standards," *Technologies*, vol. 12, no. 11, pp. 215, 2024. DOI:
<https://doi.org/10.3390/technologies12110215>.
- [22] B. N. Tran-Thi, T. T. Nguyen-Ly and T. Hoang, "An FPGA design with high memory efficiency and decoding performance for 5G LDPC decoder," *Electronics*, vol. 12, no. 17, pp. 3667, 2023. DOI:
<https://doi.org/10.3390/electronics12173667>.
- [23] Y. Li, Y. Li, N. Ye, T. Chen, Z. Wang and J. Zhang, "High throughput priority-based layered QC-LDPC decoder with double update queues for mitigating pipeline conflicts," *Sensors*, vol. 22, no. 9, pp. 3508, 2022. DOI:
<https://doi.org/10.3390/s22093508>.
- [24] M. Andronic, and G. A. Constantinides, "PolyLUT: learning piecewise polynomials for ultra-low latency FPGA LUT-based inference," arXiv preprint arXiv:2309.02334, 2023. DOI:
<https://doi.org/10.48550/arXiv.2309.02334>.
- [25] A. K. Tiwary, S. Gajawada, J. Shah, and N. Rao, "LUTAccel: Look-up-Table Based Vector Systolic Accelerator on FPGAs," In 2025 26th International Symposium on Quality Electronic Design (ISQED), pp. 1-7, 2025. DOI:
<https://doi.org/10.1109/ISQED65160.2025.11014348>.
- [26] I. Ramírez, F. J. Garcia-Espinosa, D. Concha, and L. A. Aranda, "LLNN: A Scalable LUT-Based Logic Neural Network Architecture for FPGAs," *IEEE Transactions on Circuits and Systems I: Regular Papers*, 2025. DOI:
<https://doi.org/10.1109/TCSI.2025.3606054>.
- [27] M. A. Farooq, G. Di Guglielmo, A. Rajagopala, N. Tran, V. A. Chhabria, and A. Arora, "LUNA: LUT-Based Neural Architecture for Fast and Low-Cost Qubit Readout," arXiv preprint arXiv:2512.07808, 2025. DOI: <https://doi.org/10.48550/arXiv.2512.07808>.
- [28] Y. Xie, Z. Li, D. Diaconu, S. Handagala, M. Leeser, and X. Lin, "LUTMUL: Exceed conventional FPGA roofline limit by LUT-based efficient multiplication for neural network inference," In *Proceedings of the 30th Asia and South Pacific Design Automation Conference*, pp. 713-719, 2025. DOI:
<https://doi.org/10.1145/3658617.3697687>.



This article is an open-access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).